上传者: 41571131
|
上传时间: 2021-06-12 18:58:11
|
文件大小: 384KB
|
文件类型: PDF
This Getting Started Guide presents information about integrating the VC VIP for APB (referred to as VIP)
into testbenches that are compliant with the SystemVerilog Universal Verification Methodology (UVM). You
are assumed to be familiar with the AMBA APB protocol and UVM.